Early Periodic Register Allocation on ILP Processors
نویسندگان
چکیده
منابع مشابه
Early Periodic Register Allocation on ILP Processors
Register allocation in loops is generally performed after or during the software pipelining process. This is because doing a conventional register allocation as a first step without assuming a schedule lacks the information of interferences between values live ranges. Thus, the register allocator may introduce an excessive amount of false dependences that dramatically reduce the ILP (Instructio...
متن کاملRegister Allocation for VLIW DSP Processors with Irregular Register Files
A variety of new register file architectures have been developed for embedded processors in recent years, promoting hardware design to achieve low-power dissipation and reduced die size over traditional unified register file structures. This paper presents a novel register allocation scheme for a clustered VLIW DSP processor which is designed with distinctively banked register files in which po...
متن کاملSpeculative Subword Register Allocation in Embedded Processors
Multimedia and network processing applications make extensive use of subword data. Since registers are capable of holding a full data word, when a subword variable is assigned a register only part of the register is used. We propose an instruction set extension to the ARM embedded processor which allows two data items to reside in a register as long as each of them can be stored in 16 bits. The...
متن کاملRegister Allocation for Processors with Dynamically Reconfigurable Register Banks
This paper presents a method for optimizing register allocation for processors which can reconfigure their access to different register banks to increase the number of accessible registers. Register allocation like the graph coloring method of Chaitin aim at keeping a large number of values in registers and minimize the amount of necessary spill code. We extend that method in two directions: Fi...
متن کاملRegister allocation in hyper-block for EPIC processors
A hyper-block represents a linear sequence of predicated instructions with a single entry and multiple exit points. To exploit the high level of Instruction Level Parallelism(ILP) in EPIC architectures, hyper-blocks are often used as the unit of program presentation. In this paper, we study the impact of predication and the hyper-block representation in the register allocation phases. Our contr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Parallel Processing Letters
سال: 2004
ISSN: 0129-6264,1793-642X
DOI: 10.1142/s012962640400188x